FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5890 Discussions

error 14996 & 175001 of fitter placement in Quartus 18.1 pro

qrive1
Beginner
603 Views

Hello everybody,

I get error on the fitter placement on Quartus 18.1 pro for a stratix 10 GX.

It can't place the i/o component (gpio ip) used to set the direction of i2c channel.

I need to use the i2c channel with the NIOS in order to enable an optic communication. My project is attached.

 

 

I already encounter these kind of fitter placement error and I never understand/identify it properly so a general explanation would be a good bonus.

 

Thanks

0 Kudos
3 Replies
Ahmed_H_Intel1
Employee
263 Views

Hi,

Can you please try to remove all the pin assignments and let it auto-fit?

f it still cannot fit, i think most probably it is due to the PLL cannot support many channels.

Regards,

  

qrive1
Beginner
263 Views

Hi,

I "solved" that issue by using Quartus 18.0 instead of 18.1 . The generated ip must be slightly different between the two versions.

The pll can't be a problem because if you remove one of the two ip gpio, this error is not throwed anymore.

 

Regards,

Ahmed_H_Intel1
Employee
263 Views

Thanks Quentin rivera,

Thanks for your hard work, great to hear this good news from you .

Regards,

 

Reply