FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5989 Discussions

hd_sdi arria II gx hardware problem

Honored Contributor II

i have simulated hd_sdi core in loop back and am getting exact data at the receiving side but in hardware am transmitting in loop back and am not getting any thing at the receive some junk data are coming .  


while transmuting am using embedded syn and in receiving am using discrete syn .whatever the data am sending in the transmission . 


plz sort out ASAP.
0 Kudos
0 Replies