- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I am a green hand. I need capture cmos camera data with FPGA. With IO methed to capure can't satisfy real-time. So,I want to design a IP core include FIFO and DMA. But I don't know how to start. Can someone tell me the particular design flow.Some example is great!
I'm a fresh man here,and this my first question. Thank you very much!Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Have a look at the Avalon spocification. If you can format your data into an Avalon Stream, then you can use the already existing FIFO and SGDMA cores in SOPC builder.
Avalon specification: http://www.altera.com/literature/manual/mnl_avalon_spec.pdf SOPC Builder component design walkthrough: http://www.altera.com/literature/hb/qts/qts_qii54007.pdf
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page