- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Intel community,
I hope this message finds you well. I am reaching out for assistance in simulating the PCIe IP using the example design generated in Quartus with Questa software version 23.2.
My goal is to simulate the example design using a PCIe Gen3 configuration. However, I am encountering issues during the simulation, and I am unsure about the specific Verilog files needed for simulation in Questa.
Additionally, I'm trying to send data from the root point to the end point while visualizing the control signals of the IP in Gen3.
Could you please guide me on the best approach for simulating the PCIe IP in Gen3 with Questa 23.2? Could you inform me about the specific Verilog files from the example design that I should use for simulation?
I appreciate your assistance in advance.
Best regards,
Aida
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi @aidab,
Thanks for reaching out to Intel Community forums.
May I know which device that you used to generate the PCIe IP design example in Quartus?
This will help me to investigate further to provide a precise response to your inquiry.
I hope to hear from you soon.
Thanks.
Best Regards,
VenTing_Intel
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello VenTingT_Intel,
Thank you for your response.
I'm working on Agilex 7: AGIB027R29A1E2VR0. I hope this information is helpful. I'm currently attempting to simulate, but I'm encountering issues in Questa, such as insufficient sources, etc.
I'm looking forward to your response.
Thanks,
Best Regards,
Aida
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi @aidab,
I wish to follow up with you on this forum case.
I hope to hear from you soon so that we can move forward to the next step.
Thanks.
Best Regards,
VenTing_Intel
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi @aidab,
Thanks for your response.
Could you please give me the PCIe .ip file from your project, so that I could generate the same simulation example design with the same setting as yours?
Besides, may I know what are the error messages that you encountered? Could you give me the error message details and the steps to replicate the error you faced, to see if I could get the same errors at my end?
I look forward to hear from you soon.
Thanks.
Best Regards,
VenTing_Intel
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi @aidab,
I wish to follow up with you on this forum case.
I hope to hear from you soon so that we can move forward to the next step.
Thanks.
Best Regards,
VenTing_Intel
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi @aidab,
I wish to follow up on the case with you.
Hoping to hear back from you shortly.
Thanks.
Best Regards,
VenTing_Intel
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi @aidab,
We have not received any response from you on the previous question that we provided. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you.
After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions.
If you feel your support experience was less than a 4 or 5, please allow me to correct it before closing, or please let me know the cause so that I may improve your future support experience.
Thanks.
Best Regards,
VenTing_Intel

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page