FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

how to validate the ddr3 memory through PCIE interface?

sbala31
Beginner
‎01-31-2020 09:42 AM
662 Views

we have ddr3 ip and pcie ip . is there any interconnect between DDR3 Mem controller to pcie for ddr3 mem debug.

0 Kudos

Link Copied

1 Reply
SengKok_L_Intel
Moderator
‎02-04-2020 05:01 AM
538 Views

Hi,

 

The AN829 is the PCIe DMA reference design that works with On-Chip or external memory. It should be helpful for you as a starting point to validate/create your design if this is Arria 10 device.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an829.pdf

 

Regards -SK

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.