FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

interlaken skew managenent

Altera_Forum
Honored Contributor II
‎10-01-2015 05:36 AM
952 Views

hello, 

currently i m working on verificatio of interlaken protocol 8lane 3g,i need to know as how to manage the skew problem through serial lanes.it is mentioned in doc that skew cant be greater than 107ui when sync word arrives on all lanes simultaneously.we took a reference lane and calculted skew for all other lanes wrt to reference lane.so the buffer of 2words maximum(67bits*2) is taken.can u suggest as how achieve sync and remove skew from the lanes?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.