FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

ip compiler for pci-express user guide

Altera_Forum
Honored Contributor II
1,123 Views

on page 2.17 of the UG, it states: replace the endpoint application layer with your own design. 

 

I expected to find a module with the Avalon MM signals, where I can connect my design, 

There a a ton of files 

 

I spend hours to browse through the files, but did not find the appropriate module,  

 

Has anybody a hint for me ?? 

 

Thanks
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
82 Views

Can you elaborate the question.

Altera_Forum
Honored Contributor II
82 Views

Hello, 

 

Did you read the section 15 [related to the Testbench]. There you will find the BFM's using which you can write to the Application layer. 

 

What are you trying to do?
Reply