FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

mSGDMA : Transfer length value

Matt1
Beginner
261 Views

hello ,

In the Embedded Peripherals IP User Guide under msgdma maximum transfer length , it is mentioned that "With shorter length width being configured, the faster frequency of
mSGDMA can operate in FPGA".

What is the reason behind this comment?

Is it related to the FPGA implementation or is it related to the transfer rate(not to keep the bus busy for longer time)?

Is there any comparison results for the  different "Transfer Length" during the mSGDMA transfer?

is there any best value for the Transfer Length?

Matt1_0-1614769845813.png

 

 

 

0 Kudos
3 Replies
EBERLAZARE_I_Intel
229 Views

Using smaller length improves the frequency of the mSGDMA, 

The maximum transfer length is the maximum number of bytes transferred by each descriptor.

We do not have the comparison numbers and best values.

Matt1
Beginner
216 Views

 

thank you for your valuable response.

"Using smaller length improves the frequency of the mSGDMA, "

I wish to understand a bit more about the above statement. Can you please elaborate?

just for my understanding...Increasing in frequency means increase in throughput? is that you mean?

what is actually confusing me is as you mentioned there is no transfer length comparison results available to compare the throughput .  

please correct me if I am wrong.

EBERLAZARE_I_Intel
200 Views

Hi,

Increasing in frequency will result higher performance, not higher throughput.

Reply