FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6563 Discussions

mpeg encoder solution

Altera_Forum
Honored Contributor II
‎04-02-2009 10:21 PM
1,167 Views

hi; does anyone of you know about the solution provided by ALTERA for an MPEG encoder which outputs signals(tx_data[7:0], tx_en and clk) for the input of an ASI transmitter core( i attached the scheme of the ASI transmitter)? 

i will be very greatfull for your help....any solution provided by any of the partner of ALTERA will be welcome.... 

regards
Preview file
22 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-12-2011 12:19 PM
483 Views

 

this core convert mpeg 2 or any other data to asi protocol, you need input of 270Mhz to tx_clk270m, 27M clock to tx_refclk,also reset and enable, the data go to tx_data[7..o].
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.