FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6356 Discussions

pcie ip core interface

Altera_Forum
Honored Contributor II
‎04-28-2014 05:21 PM
1,087 Views

sir, 

now i am doing a project with pci express based and choose the cyclone 4 gx epc4gx75  

 

i already generated files using avlon st megawizard interface .now i choose EXAMPLE_CHAINING_DMA.VHD as my top level entity as my pcie link side (means connector side signals ). is it right or not ?  

 

but to interface at application layer(user application side) which vhd file i have to choose and from where i have to start access with pcilink to user application side  

 

and also reset signals and clock signals i am confusing  

 

can anyone guide me in a right direction!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-25-2015 04:24 PM
248 Views

You may refer to Cyclone IV GX pcie example design at this link, follow the reset and clocking in the example design. 

https://www.altera.com/support/support-resources/software/download/refdesigns/ip/interface/dnl-pciexpress-hp.html 

To be more easier, just port over this example design to target your FPGA part number cyclone 4 gx epc4gx75.  

 

.
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.