FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5744 Discussions

phylite ip simulation: i am getting the correct output in the io signal of phylit ip but in output line the data is mismatching. can any one help

AC1
Beginner
1,082 Views
 
0 Kudos
2 Replies
MuhammadAr_U_Intel
96 Views

Hi,

Could you explain the issue in a bit more details.

 

Please provide some waveform captures to demonstrate the issue and attach a small testcase to replicate the issue ?

 

Thanks,

Arslan

 

MuhammadAr_U_Intel
96 Views

We are working on this with user in private message Looking at the specific case, this sound like due to incorrect PhyLite IP settings.

 

In case anyone else come across same issue, please try simulating the example design first and then compare the waveform with user specific case.

 

Thanks,

Arslan

Reply