FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

problem with ddr2 core

Altera_Forum
Honored Contributor II
‎03-17-2008 05:20 PM
1,000 Views

when I generate a core, something wrong with it. Whatever device I choose in the project,it will turn in to EP1C20 when click '1.parameterize'.And there is an error:Internal error in timing script. 

 

Anyone can tell me why this happened? I have tried to reinstall the system and Quartus,but it still doesn't work. This function runs well on other's computer,I really can't understand. 

 

Anyone can help? Thanks!
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.