FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5886 Discussions

protected altera_xcvr_atx_pll_ip_inst

Altera_Forum
Honored Contributor II
1,113 Views

Dear All, 

 

Today i built the testbench http://www.alterawiki.com/wiki/single_port_ll_ethernet_10g_mac_with_1588_using_native_phy_design_exa..., in ModelSim. It compiled fine until : 

 

# Loading work.avalon_st_eth_packet_monitor 

# ** Fatal: Error occurred in protected context. 

# Time: 0 ps Iteration: 0 Protected: /tb_top/DUT/atx_pll_inst/altera_xcvr_atx_pll_ip_inst/<protected> File: nofile 

# FATAL ERROR while loading design 

# Error loading design 

# Error: Error loading design 

# Pausing macro execution 

# MACRO ./testbench/tb_run_simulation.tcl PAUSED at line 76 

 

Apparantly the file altera_xcvr_atx_pll_ip_inst is protected and encrypted. 

Does anyone have a suggestion how to make this file available? 

 

Thanks
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
102 Views
Altera_Forum
Honored Contributor II
102 Views

I encontered similar errors starting modelsim when related IP on Quartus design was not generated. Check your .do file (first rows of modelsim transcript window) if these file are present on project directiories....

Altera_Forum
Honored Contributor II
102 Views

Thanks. Some files are missing indeed, and i found at least one that is corrupted, at least not de-encryptable for some reason. How to proceed with this knowledge? (i searched the hell for finding solutions)

Altera_Forum
Honored Contributor II
102 Views

TO_BE_DONE

Altera_Forum
Honored Contributor II
102 Views
Reply