FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6401 Discussions

solving Overflow issue in clocked video input module

Altera_Forum
Honored Contributor II
815 Views

I am getting overflow and underflow conditions while using (VIP suite) clocked video input and clocked video output modules while working with different input and output clocks. I am using maximum fifo size. different compilations giving different results. I am using Qsys for generating VIP modules. any recommended procedure for getting better and consistant results with VIP suite.

0 Kudos
0 Replies
Reply