FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6356 Discussions

testing sgdma

Altera_Forum
Honored Contributor II
‎05-15-2012 11:25 AM
876 Views

Hello! 

 

I met a problem on my way to implement SGDMA transfer complied with PCIe Master/Target core in QSYS system. Without NIOSII, I want to setup the related control registers. My action is simple, to move the on-chip memory to DDR. It seems the whole SGDMA process failed. I am able to write the data through bar in DDR or on-chip memory. I am working in linux with monitor. 

 

I am working with Cyclone IV GX devkit and with reference design:civgx_qsys_pcie_x4 

 

I don't know why there is always ''0xDEADDEAD'' in descriptor read register? 

I am curious what to do, which SGDMA registers I have to set? 

 

Thank you for support!
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.