FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

time limited sof file

XXiao2
Novice
342 Views

I am trying to test the LL 10G example and the Quartus generated time limited sof file. Can I use system console to debug this kind of sof file. I am experience some problem with register access: I get master_read_32: Channel closed error every time I access the register in the design.

 

0 Kudos
1 Reply
RichardTanSY_Intel
143 Views

Could you share the error message?

I am not sure if using the JTAG-to-Avalon Master bridge helps in your case. You can troubleshoot by referring to the link below.

https://www.intel.com/content/www/us/en/programmable/documentation/mwh1411073380259.html#mwh14110733...

Reply