FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

tse_mac that compiled/worked in 10.0 erroring out in 10.1

Altera_Forum
Honored Contributor II
769 Views

I have a design that contains an SOPC-built portion containing, among other things, a tse_mac core. We were using this design compiled under 10.0 for many weeks and had no troubles with compilation or with the functionality of the ethernet in hardware. (The hardware is an Altera-designed board, and the part is a Stratix IV GX 230.) We upgraded to 10.1 this week, and now this exact same design errors out of the fitter. I have tried re-running sopc builder to rebuild the sopc portion of the design (and the tse_mac core), but the error remains unchanged. The error is as follows: 

 

Error: Can't assign node "...ALTLVDS_RX_component|lvds_rx_sbp3:auto_generated|pll" to any location 

 

and about ten more lines like the above, but ending with... 

 

"...to location PLL_L2" 

"...in location or region 'PLL_L2' -- location is not compatible with current location of CUSTOM_REGION_X119_Y0_X119_Y96 for the node -- location added due to LVDS" 

"...to location PLL_B2" 

"...in location or region 'PLL_B2' -- location is not compatible with current location of CUSTOM_REGION_X119_Y0_X119_Y96 for the node -- location added due to LVDS" 

"...to location PLL_B1" (and analogous 'in location' as above) 

"...to location PLL_T2" (and analogous 'in location' as above) 

"...to location PLL_T1" (and analogous 'in location' as above) 

"...to location PLL_R2" 

"...because the location is required for ... ALTLVDS_TX_component|lvds_tx_re92:auto_generated|pll" 

 

 

What is wrong? 

 

Thanks...
0 Kudos
0 Replies
Reply