FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5885 Discussions

vip cores, downscaler and upscaler

Altera_Forum
Honored Contributor II
862 Views

Dear, 

 

 

I'm doing vip cores to realize the downscaler.  

 

Quartus14.0, cycloneV, clocks: nios_cpu_clock- 100MHz, avslon_st_clk- 150MHz, avalon_mm_clock- 100MHz. 

 

1.downscaler  

 

cvi(1920x1080) -- bdil(1920x1080) -- vfb II(1920x1080) -- scl II(720x576) -- itl(720x576) -- cvo(run control)(720x576) 

 

 

The cvi is overflow somtines and bdil have timing warnning. How to deal with it?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
116 Views

The upscaler's vip seeting are in the attachments.

Reply