FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5950 Discussions

viterbi IP core problem

Altera_Forum
Honored Contributor II
791 Views

When create viterbi IP core, we meet two error situations. 

First one:Carry out step two,generate simulation model and net list. When finish creating top - level schematic document, turn to create simulation model, and then get this error message. When we do not carry out step two, we can successfully create IP core.  

http://www.alteraforum.com/forum/attachment.php?attachmentid=12880&stc=1  

 

Second one: When change computer operating environment, the laptop and desktop computer use 13.0 and 13.1 version respectively, the system can normal running, but stopped in the following interface. We think may be the problem is the version of windows operating system. And then we use windows 7 and windows 10 respectively, then create the same result.  

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=12881&stc=1  

 

thanks!
0 Kudos
0 Replies
Reply