FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6343 Discussions

why it is recommended to connect EMIF in single column??

hb0001
Beginner
431 Views

What is the purpose or reason for the below mentioned comment

"Ensure that the pins of a single external memory interface reside within a single

I/O column"???

0 Kudos
2 Replies
Deshi_Intel
Moderator
298 Views

HI,

 

You can refer to below EMIF user guide doc page 15 to learn more about IO column and IO bank architecture.

 

Basically single memory interface is formed by using IO pins from adjacent IO_bank within one IO_column only

 

You can't use IO pins from different IO_column due to architecture wise IO_column is independent entity.

 

  • There is no physical connection to link IO pins from different IO_column together

 

I hope I clear your doubt now

 

Thanks.

 

Regards,

dlim

0 Kudos
Deshi_Intel
Moderator
298 Views

HI,

 

I don't hear back from you after my feedback explanation.

 

Hopefully I clear your doubt.

 

For now, I am setting this case to closure.

 

Thanks.

 

Regards,

dlim

0 Kudos
Reply