why my a10 project av-mm-dma for pcie ip resource utilization don't like ug described? - Intel Community

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

why my a10 project av-mm-dma for pcie ip resource utilization don't like ug described?

479 Views

Intel ug described pcie av-mm-dma resource utilization:

In my project,pcie ip configured gen2 x4 128bit,125Mhz,as follow:

quartus fitter resource utilization:

Thanks!

Link Copied

1 Reply

207 Views

Hie,

Could you advice if the ALM count was based compilation of the Example Design generated using the "Generate Example Design".

Regards,

Nathan

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.