FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5882 Discussions

why my a10 project av-mm-dma for pcie ip resource utilization don't like ug described?

MWen01
Beginner
366 Views

Intel ug described pcie av-mm-dma resource utilization:

 

ug.jpg

In my project,pcie ip configured gen2 x4 128bit,125Mhz,as follow:

pcie-ip.jpg

quartus fitter resource utilization:

alms.jpg

 

Thanks!

0 Kudos
1 Reply
Nathan_R_Intel
Employee
94 Views

Hie,

 

Could you advice if the ALM count was based compilation of the Example Design generated using the "Generate Example Design".

 

Regards,

Nathan

Reply