FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5287 Discussions

入力クロックの条件を教えてください

nsd
Beginner
231 Views

EP4CE22U14I7NのCLK1端子に40.96MHzの水晶発振器を接続しています。

水晶発振器のスペックは以下の通りですが使用可能でしょうか。

―――――
型式:DSO321SRAY (大真空)
供給電圧:+3.3V±10%

周波数安定性:±100ppm (-40~+125℃)
波形シンメトリ:40/60% (50%Vcc Level)
立上り/立下り時間:8ns (10~90%Vcc Level)
ドライブ能力:15pF
―――――

以上、ご確認の程をよろしくお願いいたします。

0 Kudos
1 Reply
EngWei_O_Intel
Employee
179 Views

Hi there

 

If I understand your question correctly, you were asking if the external oscillator being used is supported by FPGA. We don't have specific guideline for external oscillator. You need to adhere to clock/pll requirement stated in datasheet below:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-iv/cyiv-53001.pd...

 

Referring to 2 KDBs below, Intel doesn't provide following clock input spec:

https://www.intel.com/content/www/us/en/support/programmable/articles/000083116.html

https://www.intel.com/content/www/us/en/support/programmable/articles/000084779.html

 

Thanks.

Eng Wei

 

Reply