FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5234 Discussions

器件能承受的应力参数

EZhan
Novice
268 Views

客户使用EP2AGX260FF35I3G,需要器件的应力参数一项,请问我们能否帮忙提供。多谢

0 Kudos
1 Reply
ChiaLing_T_Intel
Employee
148 Views

Hi Huan,

 

Thank you for contacting Intel Community. First of all, I would like to clarify if you are looking for the maximum downward pressure that can be applied to the top of BGA as the solution link below?

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/soluti...

 

In the meantime, users are recommended to follow the recommendation pad sizes for SMD and non-solder mask defined (NSMD) land patterns as stated in AN114, Table 3.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an114.pdf

 

We have done extensive modeling simulation and experimental studies to determine the optimum land pad design on the PCB to provide balanced stress on the solder joint and the best solder joint reliability. You may choose to use NSMD pads which the land pads can be approximately 15% smaller than the BGA pad size to achieve balanced stress on solder joints.

 

Thank you

 

Regards,

Chia Ling

 

Reply