FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5930 Discussions

请给我一份1ST085EN2F43E2VG的Net Length Information文件和原理图符号文件，谢谢

rwang64
Partner
‎03-17-2020 06:35 AM
336 Views
 
0 Kudos

Link Copied

1 Reply
AR_A_Intel
Employee
‎03-18-2020 04:01 AM
259 Views

Hello

 

Welcome to INTEL forum. You can find at Schematic Symbols (Cadence Capture CIS and Allegro DE-HDL (Concept Software)) https://www.intel.com/content/www/us/en/programmable/support/support-resources/download/board-layout-test/pcb/pcb-cadence.html?elq_cid=4171900&erpm_id=2892549

Under Stratix 10 TX family

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.