FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5234 Discussions

请给我一份1ST085EN2F43E2VG的Net Length Information文件和原理图符号文件，谢谢

rwang64
Partner
‎03-17-2020 06:35 AM
244 Views
 
0 Kudos

Link Copied

1 Reply
AR_A_Intel
Employee
‎03-18-2020 04:01 AM
167 Views

Hello

 

Welcome to INTEL forum. You can find at Schematic Symbols (Cadence Capture CIS and Allegro DE-HDL (Concept Software)) https://www.intel.com/content/www/us/en/programmable/support/support-resources/download/board-layout...

Under Stratix 10 TX family

0 Kudos
Copy link
Reply

For more complete information about compiler optimizations, see our Optimization Notice.