FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5920 Discussions

2.5Gbps of SGMII interface demo using TSE on Stratix II GX PCI Express development ki

Altera_Forum
Honored Contributor II
1,330 Views

This demo design demonstrates a sample of 2.5Gbps SGMII interface using the Altera Triple Speed Ethernet MegaCore© function with a serial transceiver.  

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
344 Views

Is this true SGMII2.5, or 2500BASE-X? Does it support auto-negotiation? Does it compliant to link-timer reqirement in SGMII (1.6ms)? It seems only the speed upgrade.

0 Kudos
Altera_Forum
Honored Contributor II
344 Views

 

--- Quote Start ---  

This demo design demonstrates a sample of 2.5Gbps SGMII interface using the Altera Triple Speed Ethernet MegaCore© function with a serial transceiver.  

 

--- Quote End ---  

 

 

:)  

Dear sir, 

 

As you mentioned: Demo design might not be workable on QII v8.0 or later, as the model for alt2gxb is different from v8.0 onwards 

What setting will change for QII 9.0 or higher? 

Just Only change GXB? 

 

Thnaks!
0 Kudos
Reply