FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5153 Discussions

2 PCIe in single Bank of Arria 10

PShetty
Novice
791 Views

Hi,

We are designing Arria 10 SOC, my question is can we have two PCIe implemented in single bank of Arria 10?

we have two PCIe x4 interfaces to Arria 10, where two channels of the 1st PCIe's are connected to bank 1E (CH 4,5)and next 2 to bank 1F (CH 0,1)and 2nd PCIe's 4 channels are connected to Bank 1F(CH 2,3,4,5)

 

Thank You

0 Kudos
1 Reply
SengKok_L_Intel
Moderator
104 Views

Hi,

 

It seem like you would like to share a single PCIe Hard IP for two PCIEx4? This is not doable as i know, unless the second PCIe is using soft protocol that you created.

 

Regards -SK ​

Reply