A10 PAC板在行情解码开发中memory delay较大问题 - Intel Community

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

A10 PAC板在行情解码开发中memory delay较大问题

351 Views

Hi

用Opencl进行上交所行情解码开发时，遇到访问FPGA内部RAM时，导致该循环II值不为1，从而导致延迟过大

请帮忙分析问题所在，谢谢！

Link Copied

1 Reply

246 Views

Hi,

May I know if the issue is also happening in simulation? Could you share with me the OpenCL code so that I can take a look on the issue?

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.