FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5234 Discussions

[ADC-SoC] the examples for that board collect 50K samples, as far as i understand due to the on-board memory limit. is it possible to collect to 5M samples (continuously) ?

rfarb
Beginner
250 Views
 
0 Kudos
3 Replies
EBERLAZARE_I_Intel
117 Views

Hi,

 

I apologize that I may not understand your question, can you elaborate on what is collecting the 50k samples? and which device are you actually referreing to? Cyclone V SoC, Arria 10 SoC etc.

rfarb
Beginner
117 Views

Hi, thank you for your reply.

 

i have the ADC-SOC Board from Terasic with a Cyclone V SoC. Terasic provided an example for the two on-board high speed ADC. in this example they store the adc samples in the "on-chip memory".

my question is how can i use the sdram that is connected to the HPS side of the SOC to collect more samples. also what are the limitation of the direct accesses to the sdram when the sample rate is 100MSamples/sec.

 

 

EBERLAZARE_I_Intel
117 Views

Hi,

 

Unfortunately, we do not any example design that is related to SDRAM usage for ADC.

 

However, you may design that the on-chip memory to transfer the data to sdram, but requires a DMA controller, there is an example you may check:

https://github.com/robertofem/CycloneVSoC-examples

Reply