FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5275 Discussions

ALTPLLでのワーニングの意味と対処を教えてください。

浩齊藤00
Beginner
464 Views

ALTPLLを使用していますが、下記ワーニングが出ているためhelpを確認しましたがno actionのような記述でした。ワーニングの意味と対処を教えてください。

使用デバイス:cyclone2

使用ソフト:quartus2ver10.1

ワーニングメッセージ:

 Warning: PLL cross checking found inconsistent PLL clock settings:

   Warning: Node: inst2|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000

以上、よろしくお願いいたします。

0 Kudos
2 Replies
Vicky1
Employee
92 Views

Hi,

Please refer the below KDB link & let me know, how it works for you,

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/soluti...

 

Regards,

Vikas

浩齊藤00
Beginner
92 Views

Thank you very much. It was very helpful. Thank you again if you have anything.

Reply