Community
cancel
Showing results for 
Search instead for 
Did you mean: 
tmiki5
Beginner
323 Views

ARRIA 10 RMII interface timing

Hi

I would like to know more detail about RMII interface timing.

I wrote 2 quiestions below.

(I send 50MHz CLK to HPS EMAC as a REF_CLK from phy chip.)

 

1)Do you have any reguration for R_CLK?

  For example frequency,duty ,rise time ,falltime.

 If you have,please show me reguration with voltage level.

  I could confirm on datasheet only TX_CLK reguration but couldnt find about RX_CLK.

 

2)Which edge the HPS EMAC  ratched RX_D/RX_CTL signals.

 

I added figure to support my poor English.

 

0 Kudos
2 Replies
Rahul_S_Intel1
Employee
56 Views

Hi ,

If I am not wrong the above diagram is from from the below user guide and the pins used in transceiver.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an-a10-soc-device-design...

Page no: 50

tmiki5
Beginner
56 Views

​Hi

YES.page48 Figure 10. is what i showed in added figure.

 

Reply