FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5925 Discussions

ASI OpenCore IP Compilation Error

Altera_Forum
Honored Contributor II
‎12-14-2010 09:01 PM
1,219 Views

Hi, 

I try to compile the cvdb_demo.qpf QuartusII project with the ASI OpenCore IP. I got the following error messages: 

 

Error: Node instance "asi_megacore_top_inst" instantiates undefined entity "asi_megacore_top" File: ../asi/source/mc_build/asi_rx.v Line: 65 

 

It seems to me that the asi_megacore_top is not defined in any .v file.  

Also this project is for QFP device. Can it be compiled for CycloneIII device? 

 

Please help. 

David
0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎12-14-2010 09:24 PM
461 Views

i'm not familiar with this design, is there an SOPC Builder system you can regenerate before you compile?

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎12-15-2010 01:04 AM
461 Views

According to the user guide, http://www.altera.com/literature/ug/ug_asi.pdf, Cyclone III should be supported.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎12-15-2010 02:29 PM
461 Views

Hi, 

 

Thank you for your reply. But I need a working example for a jump start. The example code comes with the installed IP seems not working.  

 

Thanks, 

David
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.