FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5152 Discussions

Altera Cyclone V Development Kit Jumper Postion

Altera_Forum
Honored Contributor II
782 Views

Hi 

 

I have a really fundamental question regarding the altera cyclone v development kit that I just couldn't find anywhere on the net or in the documentation: 

For the jumpers and switches on the board, which position indicates 0 and which 1? 

In particular the bootsel jumpers: 

Does left indicate 1 and right 0? Is this correct? 

 

Thanks for your help. 

 

Best regards, 

altera_cus_0815
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
96 Views

Document "ug_cv_soc_dev_kit.pdf" in conjunction with the schematic show the info. E.g. in section 3-2, page 12, there is a diagram and then some tables below it. You can see in the figure that BOOTSEL0 (J28) has a jumper around the two left pins, that is pin 1 and 2. And then below in table 3-4, says for BOOTSEL0, the default position is pins 1 and 2. That confirms that the left two pins are 1 and 2. 

 

Ok, now in the schematic on page 6 on the right side, you can see that pin 1 is pulled high and pin 3 is pulled low, and pin 2 is the signal to the FPGA. So, shorting pins 1 and 2 connects the signal to high. 

 

In summary, left indicates 1, right indicates 2.
Reply