FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5923 Discussions

Altera\Intel Qsys DDR3 SDRAM Controller with UniPHY termination of RESET# pin

SDavi9
Beginner
‎11-20-2018 04:05 PM
1,161 Views

I am using the Altera Qsys DDR3 SDRAM Controller with UniPHY within a Cyclone V E device to interface to my DDR3 !

 

It states in the following DOC:-

 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/external-memory/emi.pdf

 

"... If your board is already using the SSTL-15 I/O standard, you do not terminate the RESET# signal to VTT."

 

However on the development board (DB5CGXC7) this resistor appears to be present in the schematic ?

 

Please could someone explain ?

0 Kudos

Link Copied

1 Reply
BoonT_Intel
Moderator
‎11-22-2018 05:50 AM
303 Views

Yes, it is not recommend to terminate the reset signal to any source include VTT

https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base/solutions/rd07212013_499.html

 

I am sorry to inform that the dev kit do not follow the recommendation. However, it is still functioning correctly. Please note that this is recommendation but not a hard rules.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.