FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5151 Discussions

Altera cyclone 5 SoC cache debug mode

Altera_Forum
Honored Contributor II
821 Views

Hi everybody, 

I'm trying to debug memory caches on the Altera cyclone 5 board, in particular on Terasic de0-nano-SoC. I'm using ARM DS-5 Ultimate Edition and the linux kernel running on my board is Linux socfpga 3.13.0-00298-g3c7cbb9-dirty. The big issue is that I cannot see cache memories in the debugger! The Data cache view is empty and the cache list comand returns No cache awareness for core "Cortex A9_0". 

 

I'm fairly sure that the caches (L1 and L2) are provided by the hardware. 

How can I resolve this?? 

 

Thanks. 

BR, 

M
0 Kudos
0 Replies
Reply