FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5159 Discussions

Arria 10 Dev Kit - DDR4 calibration failed

Altera_Forum
Honored Contributor II
1,425 Views

Hi everyone, 

 

I can't get the DDR4 module that comes with the Arria 10 Dev Kit to work. When I configure the DDR4 design using BTS, I get "DDR4 calibration failed, test won't work" error message. All other examples working fine (Flash/GPIO, FMC loopback and DDR3). Is there any configuration / setting that I am not ware of? 

 

Thanks
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
413 Views

If DDR3 works, DDR4 should work. Have you swapped out the memory in the Hi/Lo port?

Altera_Forum
Honored Contributor II
413 Views

 

--- Quote Start ---  

If DDR3 works, DDR4 should work. Have you swapped out the memory in the Hi/Lo port? 

--- Quote End ---  

 

 

Yes, I did swap out the memory module.
Altera_Forum
Honored Contributor II
413 Views

BTS should work out of the box. If it's not, I'd contact Intel for a replacement.

Altera_Forum
Honored Contributor II
413 Views

Check if the following setting is ON: 

 

set_global_assignment -name RELEASE_CLEARS_BEFORE_TRI_STATES ON 

 

If it is as shown above, then you need to change it to OFF and then try again 

 

set_global_assignment -name RELEASE_CLEARS_BEFORE_TRI_STATES OFF
Suresh
Beginner
389 Views

DDR4 calibration failed in A10 dev kit out of the box. Following is the calibration report from External Memory Interface Toolkit

+---------------------------------------+

; Calibration ; Fail ;
; Initial failing group ; 2 ;
; Initial failing calibration stage ; Write Per-bit Deskew ;

 

+---------------------------------------+
; Calibration Status Per Group ;
+-------+--------+----------------------+
; Group ; Status ; Error Stage ;
+-------+--------+----------------------+
; 0 ; Pass ; N/A ;
; 1 ; Pass ; N/A ;
; 2 ; Fail ; Write Per-bit Deskew ;
; 3 ; Fail ; Write Per-bit Deskew ;
; 4 ; Fail ; Write Per-bit Deskew ;
; 5 ; Fail ; Write Per-bit Deskew ;
; 6 ; Fail ; Write Per-bit Deskew ;
; 7 ; Fail ; Write Per-bit Deskew ;
; 8 ; Fail ; Write Per-bit Deskew ;
+-------+--------+----------------------+

Calibration passed for group 0 and 1 but failed for rest of the groups even after assigning RELEASE_CLEARS_BEFORE_TRI_STATES OFF

Reply