FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5198 Discussions

Arria 10 SoC Development Kit FPGA Memory Interface

Honored Contributor II

I am using Arria 10 SoC Development Kit right now and trying to get access to the FPGA memory. 


What I have done is generating the EMIF IP with preset ( Arria 10 SoC Development Kit FPGA Memory 72x) together with the Avalon bus DDR test verilog code. 

But still cannot read from DDR4. Here I posted the captured waveform from signaltap. Is there anyone could help? 

The name of each signal is quite obvious 


0 Kudos
0 Replies