FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6027 Discussions

Arria 10 SoC Development Kit FPGA Memory Interface

Altera_Forum
Honored Contributor II
981 Views

I am using Arria 10 SoC Development Kit right now and trying to get access to the FPGA memory. 

 

What I have done is generating the EMIF IP with preset ( Arria 10 SoC Development Kit FPGA Memory 72x) together with the Avalon bus DDR test verilog code. 

But still cannot read from DDR4. Here I posted the captured waveform from signaltap. Is there anyone could help? 

The name of each signal is quite obvious 

 

https://alteraforum.com/forum/attachment.php?attachmentid=14865&stc=1
0 Kudos
0 Replies
Reply