Arria 10 SoC Development Kit FPGA Memory Interface

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Arria 10 SoC Development Kit FPGA Memory Interface

956 Views

I am using Arria 10 SoC Development Kit right now and trying to get access to the FPGA memory.

What I have done is generating the EMIF IP with preset ( Arria 10 SoC Development Kit FPGA Memory 72x) together with the Avalon bus DDR test verilog code.

But still cannot read from DDR4. Here I posted the captured waveform from signaltap. Is there anyone could help?

The name of each signal is quite obvious

https://alteraforum.com/forum/attachment.php?attachmentid=14865&stc=1

21 KB

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.