Arria 10 SoC Development Kit - The function of FAHBP16 on Page 36

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Arria 10 SoC Development Kit - The function of FAHBP16 on Page 36

1,242 Views

I am using Arria 10 SoC Development Kit (10AS066N3F40E2SG). And try to use the FMC A port for connecting an extra testing board.

In the schematic (a10_soc_devkit_03_31_2016), some ports connect between FMA A port(J29) and MAXV_FPGA_IO(U21) , then I can't find where they go, so I don't understand how to use them.

Could someone help to explain the logic of following signal ports? Thanks

FAHBP18(Page17, J29) => FAHBP18(Page 36, U21) => ?

FAHBN18(Page17, J29) => FAHBN18(Page 36, U21) => ?

FAHBP19(Page17, J29) => FAHBP19(Page 36, U21) => ?

FAHBN19(Page17, J29) => FAHBN19(Page 36, U21) => ?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.