FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Arria 10 power management

antonkulya
Beginner
261 Views

Is there are possibility to design the PCB with the Arria10 in such way that it is possible to shutdown the FPGA part while keeping the HPS running and being able to communicate with the HPS via Ethernet. The purpose is to avoid overheating of the system while being able to explore and configure the device for further use in optimal thermal conditions.

 

In https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an-a10-soc-device-design... section 4.2.5.4 Managing Power by Shutting Down Supplies it is written that shutting down VCC will affect I/Os. But is there any solutions to my task?

 

Regards,

Anton

0 Kudos
1 Reply
EngWei_O_Intel
Employee
214 Views

Hi Anton

 

For the HPS to be fully operational, the FPGA supply voltages monitored by the POR circuitry must be above their POR values. HPS is a Hard IP reside in FPGA and it needs to use the Periphery of FPGA to work.

There are options to clock gate the FPGA Fabric when they are not in use to reduce power which you can explore on this approach.

 

Thanks.

Eng Wei

Reply