- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi
I am new to FPGA world and thanks for the time. I am trying to run following reference design in lookback mode. http://www.alterawiki.com/wiki/triple_speed_ethernet_with_rgmii_interface_hardware_test_by_using_system_console_reference_design Some how what ever I do I am not able to see any packets transmitted. I feel I am making very silly mistake. If I load default Web-Server I can see Tx LED flashing indicating packet transmission. So there is no hardware issues. Thanks for the help in advance.Link Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Load the sample project and copy tse_my_system.c file to Your project.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I am using Quartus 10 sp1.
I found the issue. There is a clock shift for Tx_clk and Rx_Clk in PHY. I changed the Clock to 90 degree shift and every thing is working fine. Thanks for the help.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page