Arria10 DDR4 controller

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Arria10 DDR4 controller

556 Views

Hi, I want to ask some questions about DDR4 controller in Arria10Gx1150 device.

According to arria10 spec, ddr4 controller can support maximum 144 bits widths. If i want to design 128bit widths in ddr4 application, the ddr4 data rate can achieve 2400Mbps? Or it is better to use two 64bit ddr controllers to decrease skew and delay? Because two ddr4 controllers are commonly seen in most application. I hope to get some support datasheet and if you have verified 144bits widths are ok, thanks.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.