FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5159 Discussions

At boot time Cyclone V from nand, gpio HPS not controlled

AKirv
Beginner
899 Views

Hello!

 

At boot time Cyclone V from nand, gpio HPS not controlled, GPIO29 and GPIO30 HPS set logic "1", it lasts ~ 8 seconds. GPIO29(30) HPS set "1" via 170 msecond after set up nPOR , and GPIO29(30) set "0" via 200 usecond after set down CONFIG_DONE. External pull-down resistors not help. At boot time Cyclone V from SD, no problem. 

Please Help, how to make at boot time from nand gpio HPS set logic "0"?

 

Thanks!

0 Kudos
1 Solution
1 Reply
Reply