FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6365 Discussions

At boot time Cyclone V from nand, gpio HPS not controlled

AKirv
Beginner
‎01-29-2019 04:38 AM
1,313 Views
Solved Jump to solution

Hello!

 

At boot time Cyclone V from nand, gpio HPS not controlled, GPIO29 and GPIO30 HPS set logic "1", it lasts ~ 8 seconds. GPIO29(30) HPS set "1" via 170 msecond after set up nPOR , and GPIO29(30) set "0" via 200 usecond after set down CONFIG_DONE. External pull-down resistors not help. At boot time Cyclone V from SD, no problem. 

Please Help, how to make at boot time from nand gpio HPS set logic "0"?

 

Thanks!

0 Kudos
1 Solution

Link Copied

1 Reply
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.