FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6363 Discussions

BeMicro Max 10 bord files and layout

SThor8
New Contributor I
‎03-04-2020 12:12 PM
673 Views

Hi

 

I found this thread about the documentation of the BeMicro Max 10 board

https://forums.intel.com/s/feed/0D50P00004OaXecSAF

 

But I can not find a file or documentation describing the positions of the connectors, that is, J4, J5 U5 and U6.

 

We are plannign to do a "motherboard" for a Be Micro card where the Be Micro can be piggy backed onto.

 

If anyone have the board file (hopefully KiCad, Eagle or Altium) or know the relative distance between pin 1 on these connectors?

 

Regards Stefan

 

 

 

0 Kudos

Link Copied

1 Reply
AR_A_Intel
Employee
‎03-10-2020 07:16 AM
559 Views

Hello

 

Welcome to INTEL forum. May we know, https://www.intel.com/content/www/us/en/programmable/products/boards_and_kits/dev-kits/altera/kit-max-10-evaluation.html is this the board that you are referring to?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.