FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
4953 Discussions

Boundary-Scan Testing in DE0/DE1

Altera_Forum
Honored Contributor I
751 Views

Hi, 

 

How do you do a boundary-scan testing in a DE0/DE1 board? Is it even possible? I cant see any separate JTAG pins 

 

Thanks 

Arjuna
0 Kudos
0 Replies
Reply