FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5239 Discussions

CAN I USED LVDS PIN IN THE GPIO CONNECTOR IN THE CYCLON 10 EVM BOARD .THE VCCIO OF LVDS IS MENTION IN THE DATA SHEET AS 2.5 VOLT .BUT ALL THE GPIO THAT COME FROM J13 CONNECTOR OF THE EVM BOARD THEIR VCCIO IS 3.3 VOLT?

OADAM1
Beginner
535 Views
 
0 Kudos
3 Replies
AnandRaj_S_Intel
Employee
158 Views

Hi @OADAM1​ ,

 

No, All GPIO signals are 3.3V single-ended LVCMOS/LVTTL signals who are connected to Intel FPGA directly.

 

Regards

Anand

OADAM1
Beginner
158 Views

hi Anand

thank you for your answer .

I was wrong with the designator of the connector in the CYCLON 10 LP evm for GPIO HEADER , the designator it J10 not JP13. but I think that your answer will be the same . am I correct?

 

ofer israel adam

AnandRaj_S_Intel
Employee
158 Views

​Hi,

 

Yes you are correct, I was able to understand that Question was related to cyclone 10LP evaluation kit and GPIO designator J10 was typo mistake.

 

All GPIO signals GPIO[0:35] are 3.3V single-ended LVCMOS/LVTTL signals who are connected to Intel Cyclone 10 LP FPGA directly. hence we can't use it as LVDS pin.

 

Regards

Anand

Reply