FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6336 Discussions

CYCLONE V SOC HPS USER CLOCK: does anyone tried to configure (in QSYS) the hps_0_user_clock to something different from 100mhz and got this freq.?

AVI_MALKA
Beginner
‎06-13-2019 01:38 PM
676 Views

i think there is a mistake in the qsys GUI.

The GUI allows you to configure any frequency but it gives you 100MHz.

It is said in the Cyclone V hard processor system Technical Reference Manual.

0 Kudos

Link Copied

1 Reply
EBERLAZARE_I_Intel
Employee
‎06-24-2019 06:10 AM
351 Views

Hi,

 

Did you mean the h2f_user0_clock? I did not find any info on hps_0_user_clock.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.