FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6020 Discussions

CYCLONE V SOC HPS USER CLOCK: does anyone tried to configure (in QSYS) the hps_0_user_clock to something different from 100mhz and got this freq.?

AVI_MALKA
Beginner
579 Views

i think there is a mistake in the qsys GUI.

The GUI allows you to configure any frequency but it gives you 100MHz.

It is said in the Cyclone V hard processor system Technical Reference Manual.

0 Kudos
1 Reply
EBERLAZARE_I_Intel
254 Views

Hi,

 

Did you mean the h2f_user0_clock? I did not find any info on hps_0_user_clock.

0 Kudos
Reply