FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
4953 Discussions

Can I have the sources for System Max V on Arria 10 dev kit board (U16)?

NFish4
Beginner
355 Views

the example on rocketboards site has POF file only

0 Kudos
6 Replies
AR_A_Intel
Employee
97 Views
Hello Welcome to INTEL forum. May I know the reason you request the sources for System Max V. Could you help elaborate more on your request.
NFish4
Beginner
97 Views

Since all peropheral connected to A10 through the MAX V, I would like to know how it is connected to these peripheral.

to be more specific I would like to connect UART DB9 (J35) to A10 (U23).

So I need Either a document to suggest the pins in/out of A10 (U23) to connect this peripheral.

 

thanks

 

Noam

AR_A_Intel
Employee
97 Views
Hello Regarding you request for sources System Max V, I will refer this to board team member. Please give me some time and I will get back to you with an update.
AR_A_Intel
Employee
97 Views
May i know what is the application with UART? Based on my understanding, You may connect it to another I/O pin on the FPGA
NFish4
Beginner
97 Views

In our project we would like to buildin parallel to the HPS also NIOS2 with peripherals such as UART (different than the one connected for linux J10 UART1).

So the next candidate can be J25 DB9. In schematics J25 connected to Max V.

How is it connected to U23 A10? to which pins?

 

thanks,

 

Noam

 

AR_A_Intel
Employee
97 Views
Hello Sir, Yes, you can connect to any pin to the HPS.
Reply